

# AN1480 APPLICATION NOTE

# Handling Traps with the ST120 Core

# By Béatrice BALAY

The first part of this document describes the ST120 Trap Servicing. The second part presents the implemented software to deal with a 'TRAP' event. Finally, the third part provides the user with a way to debug his code when a 'TRAP' occurs during the execution of a program.

#### **CUSTOMER SUPPORT**

For any questions concerning the ST120 DSP please contact our experienced staff of engineers at the following address: st100.support@st.com.

# **AN1480 - APPLICATION NOTE**

# TABLE OF CONTENTS

# PAGE

1	ST120 TRAP SERVICING	3
1.1	INTRODUCTION	3
1.2	TRAP SEQUENCE OVERVIEW	3
1.3	HARDWARE TRAP SEQUENCE	3
1.4	SOFTWARE TRAP SEQUENCE	4
1.5	TRAP VECTOR ADDRESS	5
2	SOFTWARE IMPLEMENTATION FOR TRAP HANDLERS	6
2.1	THE TRAP VECTOR TABLE	6
2.2	TRAP HANDLERS	7
2.3	DEFAULT TRAP HANDLERS	7
3	HOW TO GET DETAILED TRAP HANDLERS	9
3.1	DATA RELATED TO A TRAP	9
3.2	THE TRAP HANDLER ROUTINES	9
3.3	A WAY TO USE THE FUNCTION TRAP_PRINT	10

57

# 1 - ST120 TRAP SERVICING

### 1.1 - Introduction

The primary goal of traps is to inform the user that a problem occurs during the execution of a program and requires to be fixed. Two kinds of Traps can be distinguished : hardware traps and software traps.

**Software traps** are generated by the instruction 'trap'. This instruction is available in GP16 and GP32 Instruction Modes.

**Hardware traps** occur when the execution of a program has caused some exceptional conditions which prevent the program from continuing its normal execution. Hardware traps are driven by the following hardware elements : the ST120 Core, the DMC (Data Memory Controller) and the PMC (Program Memory Controller). Hardware Traps are then subdivided into 2 categories: precise and non-precise traps.

**Precise Hardware Trap**: precise trapping implies that all the instructions prior to the trapped instruction have completed and that the trap instruction and **none** of its successors been have executed. The Core and the PMC produce precise traps.

**Imprecise Hardware Trap**: non-precise trapping implies that all the instructions prior to the trapped instruction have completed and that the trap instruction and **potentially some** of its successors may have been executed. By the nature of the ST120 pipeline, all data memory accesses are dealt with the 'bottom' of the pipeline and so errors associated with those accesses can not be precise. Therefore, the DMC produces non-precise traps.

#### 1.2 - Trap Sequence Overview

The management of traps is performed though the use of 'exceptions vectors'. These vectors are located at the start of the memory address space. The trap vector address is obtained by ORing the vector address offset to 0x0000\_0000 in case of a Hardware Trap, by ORing the vector address to 0x0000\_0020 in case of a software Trap. The following paragraphs detail the Trap sequence for Hardware and Software Traps.

### 1.3 - Hardware Trap Sequence


Each Hardware Trap has a corresponding Error Code Number [1].

For hardware Traps, a 6-bit bus EC[5..0] conveys the Error Code Number driven by the PMC, DMC or ST120 Core.

If the bit PSR.TE (Hardware Trap Enable) is set, a hardware trap causes the following sequence:

- PCnext and the PSR register are saved on the stack (P15 register, alias SP Stack Pointer). (See [1] Exceptions Handling -> Types of exceptions for more details on PC next):
   PCnext -> [SP 1]
  - PSR -> [SP ? 2]

Figure 1 : Stack Overview Before and After a TRAP Sequence



3/12

- The Core switches to the following state : Supervisor Mode : PSR.PM <- 0b0 Hardware Loops Disabled : PSR.LE <- 0b0 GP32 Mode : PSR.IM <- 0b00</li>
- The Core jumps to the following address : PC <-  $0x0000_0000 + (EC << 2)$
- Notes: 1. If concurrent hardware traps occur simultaneously, the one having the highest error code is taken.
  - 2. If hardware traps are disabled (PSR.TE cleared) and a TRAP condition occurs, the ST120 core performs the following :
    - *Core or a PMC trap condition* : the concerned instruction is executed as a "NOP" instruction and the program continues 'normally'.
    - *DMC trap condition caused by a Store operation* : the data write operation is not executed and the program continues 'normally'.
    - *DMC trap condition caused by a Load operation* : the data read operation is executed (with a potential false value) and the program continues 'normally'.
  - 3. All cores and PMC TRAPs are taken independently of the guard status of the instruction.

# 1.4 - Software Trap Sequence

In GP32 mode, a Software Trap is executed as soon as "Gx? trap ImU4" instruction (ImU4 represents an immediate value of 4 bits) with "Gx" guard true is executed.

In GP16 mode, a Software Trap is executed as soon as "trap ImU4" is executed.

When a software trap is executed, the ST120 performs the following actions :

- PCnext and the PSR register are saved on the stack (P15 register, alias SP).
   (See [1] Exceptions Handling -> Types of exceptions for more details on PC next):
   PCnext -> [SP 1]
   PSR -> [SP ? 2]
- The Core switches to the following state : Supervisor Mode : PSR.PM <- 0b0 Hardware Loops Disabled : PSR.LE <- 0b0 GP32 Mode : PSR.IM <- 0b00</li>
- The Core jumps to the following address :
- PC <- **0x0000\_0020** + (Imu4 << 2)

This sequence is the same as the one for hardware traps except that the vector address computation is not the same. The base address to compute the vector address of a hardware trap is the reset address : 0x0000\_0000 whereas the base address to compute the vector address of a software trap is : 0x0000\_0020.

Ĺ₹/

# 1.5 - Trap Vector Address

64 TRAPs are available. The purpose of the following table is to show the vector address of each trap. The TRAP description is detailed in [1] Exceptions Handlings -> Hardware Traps.

<b>Т</b> гар Туре	Error Code	ImU4 Value	TRAP Description	Vector Address
8 Core TRAPS	0x 0	Not Applicable	Illegal (Reserved for Reset)	0x0000_0000
	0x 1 to 0x 4	Not Applicable	Reserved	0x0000_0004 -> 0x0000_0010
	0x 5	Not Applicable	TRAP.MISALIGN	0x0000_0014
	0x 6	Not Applicable	TRAP.PROTECT	0x0000_0018
	0x 7	Not Applicable	TRAP.OPCODE	0x0000_001c
16 Software Traps	n.a	ImU4 = [015]	TRAP ImU4	0x0000_0020 -> 0x0000_005c
8 PMC Traps	0x 18 -> 0x 1d	Not Applicable	Reserved	0x0000_0060 -> 0x0000_0074
	0x 1e	Not Applicable	Reserved	0x0000_0078
	0x 1f	Not Applicable	TRAP.POUTOFMEM	0x0000_007c
8 DMC Traps	0x 20	Not Applicable	TRAP.DOVERMEM	0x0000_0080
	0x 21	Not Applicable	TRAP.DSYSERR	0x0000_0084
	0x 22	Not Applicable	TRAP.DSYSMISALIGN	0x0000_0088
	0x 23	Not Applicable	Reserved	0x0000_008c
	0x 24	Not Applicable	TRAP.DMISALIGN	0x0000_0090
	0x 25	Not Applicable	TRAP.DOUTOFMEM	0x0000_0094
	0x 26	Not Applicable	TRAP.DVOLATILE	0x0000_0098
	0x 27	Not Applicable	Reserved	0x0000_009c
24 Hardware Traps	0x 28 -> 0x 3f	Not Applicable	Undefined	0x0000_00a0 -> 0x0000_00fc

Table 1 : Trap Vector Address

Notes: 1. Hardware Traps can be globally enabled or disabled by clearing or setting the bit TE (Bit 5) of the PSR (Processor Status Register). Note that this bit has no effect on software Traps. This bit can be set or cleared by the software instruction 'BFPSR0 mask value'.

To enable Hardware Traps, write : bfpsr0 0x10, 0x10.

To disable Hardware Traps, write : bfpsr0 0x10, 0x0.

Since this instruction modifies the byte 0 in PSR, the core must be in SuperVisor Mode to execute those instructions.

After a Reset Operation, the Core is in Supervisor Mode and hardware Traps are disabled (See [1] Exception Handling -> Reset)

2. The ST120 Core allows the 'system' to select whether data memory errors will generate traps or not. By default, the ST120 Core does not generate Traps for data memory errors. The DMC imprecise Traps are detected by the diagnostic hardware (On Chip Emulator) that becomes responsible to inform the 'host' of data memory errors.

57

# **AN1480 - APPLICATION NOTE**

# 2 - SOFTWARE IMPLEMENTATION FOR TRAP HANDLERS

### 2.1 - The Trap Vector Table

The Trap vector table is the code placed in the program memory space reserved for trap vectors. As explained in the previous paragraphs, this program memory space ranges from 0x0000\_0000 to 0x0000\_00FC. Therefore, the first 256 bytes of the memory space are reserved.

Once PC has branched in the Trap vector Table, it then branches to a specific trap handler that is responsible for providing the user all the information to debug his code. Therefore, in the Trap Vector Table, we find 64 instructions 'goto associated\_trap\_handler'. TRAP handler can be user-defined for each TRAP.

The code of the Trap Vector Table is provided in a file called **<GHS\_DIR>/libsrc/tvtable.s**. This file provides default trap handler names.

Hereafter is an extract of this file:

6/12

```
// Processor : ST100
// This file defines the trap handlers
// Default vectors jump to a label
.macro VECTOR label
goto %rel2to26(label)
.endm
// at 0x04 Core traps
VECTOR _hwtrap1 // code to place at 0x0000_0000 + 1 <<2</pre>
VECTOR _hwtrap2 // code to place at 0x0000_0000 + 2 <<2
VECTOR _hwtrap3 // code to place at 0x0000_0000 + 3 <<2
VECTOR _hwtrap4
                 // ....
VECTOR _hwtrap5
VECTOR _hwtrap6
VECTOR hwtrap7
// at 0x20 Software traps
VECTOR swtrap0
// ...
```

The Vector Trap Table is allocated to the .startup section that one will always find in a typical linker file. This program section must be placed to the address 0x0000\_0000.

The first part of the code given hereafter shows the inclusion of the tvtable.s file in the startup section. This part of code is extracted from the file **<GHS\_DIR>/libsrc/crt0.st1** (this file defines the minimum context for an application to be run) ([2] Chapter 21 Source Files Available For Customization).

<u>\</u>

```
#include "indsyscl.h"
    .file "crt0.stl"
    .section ".startup", .text
_start::
// Reset vector jumps to _start2
goto %rel2to26(_start2) // Reset Address 0x0000_0000
// Inclusion of other trap handlers from Address 0x0000_0004
    #include "tvtable.s"
    .type _start,@function
    .size _start,.-_start
```

This second part of code is an extract of a typical linker file where we see the memory placement of the .startup section.

```
# Default link script for the ST100 Core Implementation
# Memory mapping
MEMORY {
program : org = 0x000000, len = 128K
xspace : org = 0x100000, len = 16K
yspace : org = 0x200000, len = 16K
 intios : org = 0x300000, len = 1M
 extios : org = 0x400000, len = 1M
 extern : org = 0x500000, len = 11M
}
# Objects placement
SECTIONS {
    .startup 0x0
                 : > program
    .picbase 0x100: > program
    .thandlers
                 : > program
```

Note: 1. It is strongly recommended to use the provided names for each trap handler (\_hwtrap1, ....\_swtrap0,...). Otherwise, you will have to modify the file tvtable.s, build the new crt0.o before being able to link your application. The default file crt0.o is provided in <GHS\_DIR>/st1\_gp32 directory.

#### 2.2 - Trap Handlers

A minimum trap handler is :

rte // Return from Exception

A standard trap handler is :

The operation sequence is responsible for providing the programmer with the maximum diagnostic information in order to identify the cause of the present TRAP.

The 'poprte' instruction is described in [5].

#### 2.3 - Default Trap Handlers

Green Hills Toolchain provides you a default TRAP handler for each TRAP. This TRAP handler is defined in <GHS\_DIR>/libsrc/thandlers.s.

thandlers.s consists of an assembly macro that defines each TRAP handler. The default handler is the macro STOP\_HANDLER you can use when the code is executed in debug mode i.e. with the 'diagnostic hardware' enabled. It prevents the code from keeping running by executing a 'bkp' instruction. To have more details on the 'bkp' instruction, refer to [5].

thandlers.s also provides an assembly macro DO\_NOTHING\_HANDLER that just returns to the instruction following the trapped one (for precise traps only) without providing any information.

Hereafter is provided the code of the thandlers.s file.

```
.section ".thandlers", .text
.define SYSCALL_EXIT 2
.macro HANDLER label
.weak label
.export label
label:
.endm
.macro STOP_HANDLER
barrier
bkp
.endm
\ensuremath{{\prime}}\xspace // This handler can be used if one wants to ignore
// some traps
.macro DO_NOTHING_HANDLER
rte
.endm
.entry32
HANDLER _hwtrap1
HANDLER _hwtrap2
HANDLER _hwtrap3
. . . . . .
HANDLER _hwtrap2F
STOP_HANDLER
```

Notes: 1. The file thandlers.s is placed in the program section .thanders.

2. The default TRAP handler routine is the same for each TRAP. It prevents the code from keeping running. It does not provide any information concerning the identification of the trap (hardware, software, error code) and the PC address at which one the trap occurs.

**A7** 

# **3 - HOW TO GET DETAILED TRAP HANDLERS**

The following part presents a way to:

- Identify which trap has occurred (software, hardware, error code)
- Know at which PC address the trap has occurred.

# 3.1 - Data related to a TRAP

The information related to a TRAP can be stored in a C structure :

```
enum trap {soft,hard,undefined};
typedef struct
{ unsigned int address;
    int number;
    /*type=1 for HARDWARE TRAP, type=0 for SOFTWARE TRAP*/
    enum trap type;
} TRAP_st;
```

Do not forget to initialize the structure.

TRAP\_st trap\_st = {0,-1,undefined};

#### 3.2 - The TRAP handler routines

To have detailed information about a TRAP using the previously presented structure, the TRAP handler has to :

 Initialize as required the C structure trap\_st so that when a TRAP occurs, the user is able to identify it by reading the content of the structure trap\_st.

Each Trap handler can be defined though the use of an assembly macro. We have called it TRAP\_HANDLER. Its parameters are the label of the TRAP handler (defined in tvtable.s), its associated error code and the nature of the TRAP (software, hardware).

Hereafter is an extract of the file where one will define each TRAP handler :

```
.section ".thandlers", .text
.macro TRAP_HANDLER label, nb, type
.weak label
.export label
label: push p10-p11,r0-r1
makeba p10,trap_st // Initialization of the structure trap_st
make r0,nb
sdw @(P10+4),r0
ldw r1,@(SP+28)
sub r1,r1,4
sdw @(P10+0),r1
make r1, type
sdw @(p10+8),r1
loopena
call trap_print
poprte p10-p11,r0-r1
.endm
.entry32
/* Definition of the Core Hardware Traps */
TRAP_HANDLER _hwtrap1,1,1
TRAP_HANDLER _hwtrap2,2,1
. . . . .
TRAP_HANDLER _hwtrap2F,64,1
/* Definition of the default trap_print function */
```



```
.text
.entry32
.globl trap_print
.weak trap_print
trap_print :
barrier
bkp
rts
```

- Notes: 1. A call to a user's function is made at the end of each macro to allow a customization of each Trap handler. In the given code, this function has been called trap\_print. A default definition is also given which just prevents the code from keeping running. This function has been defined with a 'weak' label so that the user may define it again with his own code.
  - 2. Inside the macro TRAP\_HANDLER, all the Traps Handlers are defined as 'weak' labels so that the user may define again his own trap handler.
  - 3. Trap Handlers can be defined at C level. Here is an example for the Software Trap 0:

```
__interrupt _swtrap0(void)
{ printf("A software Trap 0 has occured\n");
}
```

# **3.3 - A way to use the function trap\_print**

To allow a customization of the TRAP routines, a call to a function called trap\_print is made inside each TRAP handler after the initialization of the C structure. By default, this trap\_print function just performs a 'bkp' instruction that prevents the code from keeping running. When stopped in the trap\_print function, the user can have a look at the trap\_st structure to identify the trap.

One may want to print in the IO window of the host the value of each data in the structure. As the function trap\_print has been defined with a 'weak' label, we can define it again. Hereafter is an example of a new definition of the function trap\_print at C level :

```
#ifdef TRAP PRINT
void trap_print(void)
{
    int address;
    int number;
    int type;
    address= trap_st.address;
    number=trap_st.number;
    type=trap_st.type;
#ifndef TRAP PRINT MAP
if (type == 0)
printf("A software Trap of number %d occurs at address
0x%8x\n",number,address);
if (type == 1)
printf("A hardware Trap of number %d occurs at address
0x%8x\n",number,address);
#else
/* A Printf can be specified for user/specific messages according the value of
the Trap Number */
if (type == 0)
  printf("Software Trap number %d at address 0x%8x\n",number,address);
{
}
if (type ==1)
```

**ل ۲**۸

{ if	(number < 5)
	printf("Hardware Trap Reserved from Core at address 0x%8x\n",address);
if	(number == 5)
	printf("Hardware Trap Misalign from Core at address 0x%8x\n",address);
if	(number ==6)
	printf("Hardware Trap Protect from Core at address 0x%8x\n",address);
if	(number ==7)
	printf("Hardware Trap Opcode from Core at address 0x%8x\n",address);
if	((number >=24)&&(number <30))
	printf("Hardware Trap Reserved from PMC at address 0x%8x\n",address);
if	(number == 30)
	printf("Hardware Trap Excecute from PMC at address 0x%8x\n",address);
if	(number == 31)
	<pre>printf("Hardware Trap Out of Memory from PMC at address 0x%8x\n",address);</pre>
if	(number >=40)
	printf("Hardware Trap Undefined, Error Code = %d at address
0x%8x	x\n",number,address);
}	
#endi	f
}	
#endi	f
Dudat	ining the means constant TRAP PRINT the data related to the surrent trap are displayed in the IQ

By defining the macro-constant **TRAP\_PRINT**, the data related to the current trap are displayed in the IO window.

By defining the macro-constants **TRAP\_PRINT** and **TRAP\_PRINT\_MAP**, the data related to the current trap plus its meaning (if defined) according to the Trap Mapping are displayed in the IO window. Hereafter (see Figure 2) is an example of the display of the content of the structure trap\_st (See Browse -> Globals ->trap\_st) after a software trap 9. It also shows the result of the trap\_print function in the IO window.

Image: struct TRAP_st Wap_st       Image: struct TRAP_st V ●         address 0xeb4       4         number 0x9       4         type 0x0 (soft)       6         Image: struct trapst v ●         address 0xeb4         number 0x9         type 0x0 (soft)         Image: struct trapst v ●         address 0xeb4         type 0x0 (soft)         Image: struct trapst v ●         test_it_asm+0x20:         test_it_asm+0x20: <t< th=""><th></th><th>T T</th><th></th><th><u>Config</u> <u>H</u>elp</th><th></th><th></th><th></th><th></th><th></th></t<>		T T		<u>Config</u> <u>H</u> elp					
trap_st struct TRAP_st ♥• address 0xeb4 number 0x9 type 0x0 (soft) 4 HAKE r2, 1 ▲ c TRAP 0 c TRAP 9 budy test_it_asm+0x20: f0001835 HAKEA p0, 48 • test_it_asm+0x20: f0001835 HAKEA p0, 48 • test_it_erm+0x20: f0000035 WOPEA p0 0 • test_it_erm+0x20: f00000000 + f00000000 + f000000000 + f00000000	👫 struct 1	RAP_st tr	ap_st	- 0	ND (	M (R) (			
address Oxeb4 number 0x9 type 0x0 (soft) type 0x0 (soft) test_it_asm+0x20: r0000835 mAKEA p0, 48 test_it_asm+0x20: f0001835 mAKEA p0, 48 test_it_erm+0x30: f000035 WOPFA r0 0 test_it_erm+0x30: f0000035 WOPFA r0 0 test_it_erm+0x30: f00000000000000000000000000000000000	trap st	st	ruct TRAP st			aur	~ @^		
number 0x9 type 0x0 (soft) 4 HAKE r2, 1 c TRAP 0 c TRAP 9 HIML test_it_asm+0x20: f0001835 HAKEA p0, 48 test_it_asm+0x20: f0001835 HAKEA p0, 48 test_it_asm+0x20: f000035 WOPEA p0 0 test_it_i BPPSR0 16, 16 test_it_i BD:\PackageBelledonne\ghs_m142\st100serv -sim - • × × × × × × × × × × × × × × × × × ×			_		- 88				
type 0x0 (soft) C TRAP 0 c TRAP 9 c TRAP 9 test_it_asm+0x20: f0001835 HAKEA p0, 48 test_it_asm+0x20: f000035 WOPEA p0 0 test_it_state of test_it_state of					4	MAKE	r2,	1	-
C TRAP 9 C TRAP 9 C TRAP 9 DVP test_it_asm+0x20: IU080071 BFPSR0 16, 16 • test_it_asm+0x20: f0800035 MOPEA p0, 48 • test_it_asm+0x30: f0800035 MOPEA p0, 0 • test_it_asm+0x30: f08000000 mOPEA p0, 0 • test_it_asm+0x30: f080000000000000000000000000000000000			(t)		c	TRAP	0		
<pre>test_it_asm+0x2c: f0001835 HAKEA p0, 48 test_it_asm+0x30: f0800035 WOPEA p0 0 test_it_i D:\PackageBelledonne\ghs_m142\st100serv -sim test_it_i test_it_i Software Trap number 4 at address 0x ea4 test_it_i Software Trap number 0 at address 0x eb0</pre>	- / / -	,	,		c	TRAP	9		in the second
<pre>test_it_esm+0x30: f0800035 NOPE} n0 0 test_it_end test_it_end test_it_end Software Trap number 4 at address 0x ea4 test_it_end Software Trap number 0 at address 0x eb0</pre>	50	up test	it asm+ux28:	TUBBI	0871	BFPSRO	16,	16	
<pre>test_it_( Software Trap number 0 at address 0x eb0</pre>		test	it asm+0x2c:	£000	1835	MAKEA	рO,	48	
<ul> <li>test_it_</li> <li>test_it_</li> <li>Software Trap number 4 at address 0x ea4</li> <li>test_it_</li> <li>Software Trap number 0 at address 0x eb0</li> </ul>		test	it emanyan.					0	100 0.000
<ul> <li>test_it_: Software Trap number 4 at address 0x ea4</li> <li>test_it_: Software Trap number 0 at address 0x eb0</li> </ul>		test	it i D:\Pack	ageBelledonne\g	ns_m14	2\st100serv -sir			. 🗆 🗙
Software Trap number 0 at address 0x eb0		test	it IN/OUT						
Software Trap number 0 at address 0x eb0	•	test	it Software	Tran number	- 4 at	address Ov		4	
• test it (	•		Software	Tran number	. D at	address Ox			- 1
	•	test	12.4	-					
		test	it :						

Figure 2 : Display of the Content of the Structure trap\_st

- Notes: 1. The several level of "defines" (no #Define, #ifdef TRAP\_PRINT) allow you to control the level of intrusion (library stdio.h, ...) of the detailed TRAP handlers in your application.
  - 2. The TRAP handlers previously presented are not re-entrant. The content of the structure trap\_st is the one corresponding to the latest trap.
  - 3. About imprecise traps : only precise TRAPs can be traced with this software. Remember that only Core and PMC TRAPs are precise. Imprecise TRAPs driven by the DMC are generated some time after the error has occurred thus the architectural state of the machine will be UNDEFINED when entering in the TRAP handler. To work-around this, the ST120 provides a diagnostic hardware that contains the necessary mechanisms for precisely locating data memory access errors. Those information are sent to the host so the user has at his disposal all the required data to debug his code. Hereafter is an example of information (see Figure 3) returned by the diagnostic hardware (On Chip Emulator) to the host (GHS debugger):

Figure 3 : Example of Message Returned by the One Chip Emulator

Oxebc	test it asm+0x2c:	£0001835	MAKEA	рO,	48
0xec0	test it asm+0x30:	£0800035	MOREA	pO,	0
0xec4	test_it_asm+0x34:	f0a0000d	LDW	r0,	8 (p0 + 0
0xec8	test_it_asm+0x38:	£0000835	MAKEA	p0,	16
Oxecc	test it asm+0x3c:	£08000b5	MOREA	ъO.	1
	🚰 d:\emu_auto1\w32\st100	serv -emu std_pp			_ 0
Oxed <sup>•</sup>	ARGET				
Oxee Oxee Oxee Oxee Oxef Oxef Oxef Oxef	st100> A system memo DNC PC = 0xec0 SNI Address = 0x3000	-	signalled to	DHC	
Oxf0.					

# REFERENCES

- [1] ST120 DSP-MCU Core Reference Guide Release 1.3 *STMicroelectronics*
- [2] Embedded ST100 Development Guide v2.0 Green Hills Multi 2000 Release
- [3] ST120 DSP-MCU Instruction Set Reference Guide Release 1.1 STMicroelectronics

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

http://www.st.com

